Due to the mismatch in the speed of the processor and the speed of the memory subsystem, modern processors spend a signi"cant portion (often more than 50%) of their execution time stalling on cache misses. Processor multithreading is an approach that can reduce this stall time; however processor multithreading increases the cache miss rate and demands higher memory bandwidth. In this paper, a novel compiler optimization method has been presented that improves data locality for each thread and enhances data sharing among the threads. The method is based on loop transformation theory and optimizes both spatial and temporal data locality. The created threads exhibit a high level of intra-thread and inter-thread data locality which effectively reduces both the data cache miss rates and the total execution time of numerically intensive computation running on a multithreaded processor.
INTRODUCTION
Microprocessor performance has improved by more than two orders of magnitude over the last decade. However the memory subsystem performance and the performance of the processor interconnection network have not improved nearly as fast. The mismatch of performance between the processor and the memory subsystem signi"cantly impacts the overall performance of both uniprocessor and multiprocessor systems. Recent studies have shown that the number of processor cycles required to access main memory doubles approximately every 6.2 years [1] . This divergence between the processing power of modern microprocessors and the memory access latency signi"cantly limits the performance of each node in a multicomputer. Trends in processor technology and memory technology indicate that the divergence will continue to widen at least for the next several years. It is not unusual to "nd that as much as 60% of a task's execution time is spent loading the cache, while the processor is stalled [2] .
As the gap between the average instruction processing time by the microprocessor and the average memory access time continues to increase, the reliance on compiler optimization techniques will increase to help alleviate the problem. Compiler optimization can help in at least three different ways: program restructuring [3] [4] [5] , software prefetching [6, 22, 23] and multithreading [7, 8] .
Among these methods compiler optimization for multithreading is the least understood, even though it does not suffer from some of the disadvantages that other methods do.
Multithreading (or a multiple context processor) has been proposed in the literature to hide the increasingly higher memory access latency 1 [7] . Figure 1 shows a conceptual view of a multithreaded processor. Multithreading allows several independent threads of execution to be in the running state on a single processor at a given time;
2 all but one of the threads are in a dormant state. The state of execution of all the threads that are dispatched to run concurrently on the processor are saved. Besides the contents of the memory, the state of execution of a thread is determined by the contents of the various registers (general purpose registers, processor status registers, condition code registers etc.) used by the thread. In a multithreaded processor, each thread is assigned its private set of such registers. All the threads running on a processor can share the same cache and TLB. When one thread stalls the processor for one of several reasons (such as a cache miss, TLB miss or pipeline stall due to a data or control dependency etc.), instead of waiting for the thread to become active again, the processor switches to one of the other threads dispatched on it that is ready to run. Since the states of all the concurrent threads are always saved in their private set of registers, the processor can switch to one of the concurrent threads in only a few cycles 3 . In this paper, we discuss compiler optimization methods for uniprocessor or multiprocessor systems built with multithreaded processors. The optimization methods, based on loop transformation theory, reduce data cache misses by increasing the temporal and spatial locality of a reference. The methods help in creating threads with increased intraand inter-thread locality. The method can also be applied to partition and map loop nests on a multicomputer so that the number of iterations between communication steps is large, which reduces the total communication and synchronization cost on a multicomputer.
In the following section, we discuss why memory access latency hiding is important and various ways to hide the latency. In Section 3, we discuss basic methods of thread creation for multithreaded processors. Subsection 3.1 provides a brief overview of the loop transformation theory. In Sections 4 and 5, we discuss methods to create threads and perform loop transformations to improve the intrathread and inter-thread locality of references. The methods presented improve both the spatial (Subsection 4.1) as well as the temporal (Subsection 4.2) locality. In Section 6, we discuss the results of applying the algorithm for a simple data parallel loop nest. In Section 7, we conclude by discussing the bene"ts of processor multithreading and how a compiler can help in creating threads with high data reference locality.
LATENCY HIDING THROUGH MULTITHREADING
As discussed in Section 1, effective memory access latency can be reduced by saving contexts of multiple threads on the processor and switching from one thread to another in a few cycles whenever the running thread encounters 3 The number of cycles taken to switch thread depends on the design of the microprocessor, especially the implementation of the instruction pipeline and the state of execution of an instruction when a long-latency operation can be detected, and can be as low as one cycle. New instructions that can interrogate the cache (and TLB) to see if an impending data reference will cause a thread switch or not and initiate a thread switch based on the result and appropriate insertion of such instructions by the compiler in the executable code (similar to inserting prefetch instructions) can reduce the cost of a thread switch to zero. T   T   t  t Single Threaded Processor t FIGURE 2. Two-way processor multithreading. White, black and shaded areas represent that the processor is stalled, the processor is executing and the processor is switching from one thread to another respectively.
2-way Multithreaded Processor
a long-latency event (for example, a cache miss, TLB miss, lock contention to access a critical section, send and receive operations etc.). Conceptually, processor multithreading is similar to task switching performed by most operating systems when the running task encounters a long-latency operation (such as disk access, lock contention etc.). Figure 2 shows the states of a processor at different times during execution for a single-threaded and a twoway multithreaded processor. T (T ) is the average number of cycles to resolve an L1 cache miss and t (t ) is the number of cycles between misses for the single-threaded (multithreaded) processor.
Since the thread switch time is smaller than the latency of the operation causing the thread switch, multithreading can save on processor cycles that would have been wasted otherwise waiting for the long-latency operation to complete.
However, to keep the processor busy, multithreading may require increased memory bandwidth due to the following two reasons:
1. Since more than one thread's footprint occupies the cache for a multithreaded processor, the effective size of the cache available to each thread may become smaller, especially if there is no sharing of data or instructions among the threads. In this case, each thread will have more cache misses per instruction, causing an extra bandwidth requirement from the memory subsystem. 2. A non-multithreaded processor has at most one thread that can put memory transaction requests to the memory subsystem, whereas a t-way multithreaded processor can have at most t threads having outstanding memory requests. So multithreading potentially can require higher memory bandwidth.
To exploit the full bene"t of multithreading, cache should be designed to allow multiple outstanding misses and the memory subsystem should have high bandwidth. Cache misses in a uniprocessor or a multiprocessor system can be classi"ed into the following four categories:
• compulsory misses, the "rst time a cache line is referred it must be a miss; • capacity misses, misses because the cache is not large enough to hold the working set and size of the application; • con#ict misses, misses because of not having high enough associativity; • coherence misses, misses that arise when a private cache line on the local processor is invalidated by a remote processor 4 .
Multithreading hides some of the memory access latency 5 for cache and TLB misses as long as there is another thread available and ready to switch to and the cost of thread switch is signi"cantly lower than the average latency to resolve such misses. However since more than one thread's footprints share the cache, the number of con#ict and capacity misses can be potentially higher with multithreading, unless the threads are created carefully with data sharing among the threads as a criterion for thread creation.
BASIC THREAD CREATION FOR MULTITHREADED PROCESSORS
Several techniques have been developed over the last few years to determine the independent iterations in the loops in numerically intensive computations and partition the iteration space of such loops so that the partitions can run more or less independently. Several loop transformation techniques have also been developed that increase the level of parallelism in such loops [4, [9] [10] [11] . Interprocessor communication and synchronization in a multicomputer system is expensive and optimizing program transformation, such as data alignment can be performed to reduce the cost of communication [12, 13] .
Loop transformation method
To reap the full bene"t of multithreading, the threads should be created in a manner so that there is data sharing among the threads. The compiler optimization can help by performing a loop transformation that improves cache reuse by the references within a thread and by creating threads with inter-thread locality. The compiler also needs to generate the necessary synchronization primitives as discussed in Section 1. Given a dependence matrix
, where thed i are dependence vectors, 6 any non-singular matrix T n×n is valid for transformation if and only if (see [14] for more details)
Once a non-singular transformation matrix T is determined that optimizes the required criterion, the process of loop transformation involves changing the original loop variables to new loop variables in the following two steps:
1. change the subscript expressions to re#ect the new loop variables and 2. determine bounds for the new loop variables.
Changing loop variables
The loop variables,ī, in the original loop nest are related to the new loop variables,ī , in the transformed loop nest by the equationī = T −1 ·ī .
If an m-dimensional variable is referred by the expression A· i +c in the original program (where A is a two-dimensional matrix of size m × n), then the same array reference is made by the expression A · T −1 ·ī +c in the transformed program.
Determining new loop bounds
To determine the bounds of the new loop variables, a Fourier-Motzkin elimination process can be used [15] . The time complexity of the Fourier-Motzkin method is exponential [16] , however the depths of the loop nests in most applications are small and the method has been found to be useful [17] .
Issues in creating threads for multithreaded processors
Multithreading can signi"cantly reduce the communication and synchronization latency in an SMP, NUMA or a multicomputer system (also known as a distributed memory architecture), thereby reducing the overall execution time of a scienti"c application on such systems. Multicomputers in which the processors are multithreaded, will be referred to in this paper as multithreaded multicomputers (MTMCs). In an MTMC some of the threads (or loop partitions) are assigned to the same processor. This introduces new constraints on the parallelizing compiler on how it partitions the loop nests to generate the threads, how it keeps the execution of different threads synchronized and how it helps the processor in deciding which thread to schedule next in order to reduce the congestion on the processor interconnection network. This can be explained better with the help of the following example. EXAMPLE 1. Suppose we want to execute the loop nest in Figure 3 on an MTMC with p processors and t threads on each processor. Figure 4 shows the t threads that are created from the loop nest in Figure 3 for execution on processor k, where α = (k −1)N / p and β = N /( pt) (assume pt divides N , where N is the range of the outermost loop). Let the execution of the innermost two loops be a step. Let the i-axis of the array be equally divided among the threads. Based on the data dependence, the largest subarray that each thread can evaluate at each step is of size 5 × β.
Due to data dependency constraints among the threads, threads need to synchronize at the end of each step. Let the running thread be t r and let it be data dependent on thread t d (i.e. t r uses data element(s) computed by t d ). When t r "nishes step n, it cannot proceed with step n+1 unless t d has "nished step n. Since the threads run asynchronously of each other during a step's execution, either of t r or t d can "nish step n before the other. If the running thread, t r , is blocked, it disables itself by setting a bit in the thread execution mask (TEM) on the processor (subsequently t r will be enabled by t d when t d "nishes its step n). When t r is disabled or when there is a thread-switching event during the execution of t r , the processor switches to an enabled thread (a thread whose corresponding bit in TEM is zero) with the highest priority, if there is any.
In this implementation, threads T 1 and T t are special. These are the only threads that cause inter-processor communication at the end of processing the innermost two loops. T 1 sends a packet to processor p k−1 and T t receives a packet from processor p k+1 . Since these are the only threads on the processor that have a data dependency on threads on a different processor, they should be given the highest priority. This allows the threads on the communicating processors to run as early as possible. It also reduces the buffer contention at the I/O ports of the communicating nodes. No other synchronization operations are needed for the execution of the loop nest and the loop nest is now optimized to run on the MTMC.
The example in Figure 2 elucidates various compilation issues in an MTMC. To keep the network traf"c low in a multicomputer system, it is still important to map threads to the processors in a manner such that the inter-processor communication cost is low. However threads mapped to the same processor share the same cache and TLB, so data and instruction sharing among the local threads increases the utilization of these resources. The optimum number of threads to be run on a processor depends on the data dependence vectors, cache con"guration and available parallelism. Optimization steps such as array replication and array privatization [18] have been shown to reduce interprocessor communication cost in a multicomputer for many scienti"c applications. In an MTMC with n processing nodes and with t threads per node, all the t threads can share the private copies of the arrays, thus the memory requirement on each node does not go up when these optimizations are applied (to run nt threads simultaneously on a multicomputer will require nt copies, instead of just n, as in MTMC).
Since the threads run asynchronously for the most part, it is important to have support for special thread synchronization instructions such as enable and disable threads.
These synchronization instructions can be generated in a manner similar to the way send-receive primitives are generated today in a multicomputer. Some of the threads assigned to a processor may communicate only with other threads that are assigned to the same processor. Since they do not generate any interprocessor communication, these threads should be given lower priority compared to the threads that are on the periphery and generate interprocessor communication.
By a proper identi"cation of the communication-intensive threads and giving them higher priority for execution, the compiler can help in reducing the network latency and I/O buffer con#icts in an MTMC.
IMPROVING LOCALITY OF REFERENCE
Our objective is to determine the transformation matrix, T , such that once a cache line is fetched, it is reused as many times as possible before it is evicted from the cache due to capacity misses. There are two different transformations that can increase the locality of reference by increasing the reuse of a fetched cache line:
• Improving spatial locality: transform the innermost loops such that successive iterations use the same data cache line (for the same reference to the same array).
• Improving temporal locality: transform the outermost loops such that the temporal distance between iterations that reuse the same memory locations (by a different reference to the same array) is reduced.
The spatial locality transformation works on the innermost loop(s) and attempts to generate a cache hit on successive iterations, whereas the temporal locality transformation starts with the outermost loop and attempts to increase the locality among data references made among distant iterations. They may work on different sets of loops. Some of the early work in this area, done by Wolf and Lam [5] , provides a mathematical formulation of reuse and data locality in terms of four different types of data reuse: selftemporal, self-spatial, group-temporal and group-spatial. They also explain how well-known loop transformation via interchange, reversal, skewing and tiling can improve the data locality. However they do not provide any general algorithm in the paper for such a loop transformation.
Spatial locality
Spatial locality can be improved by transforming the innermost loops in a such way that the likelihood of the next iteration making a reference to the same cache line is increased. The exact transformation depends on the layout of the arrays in the memory. For an array X of size N × M, the reference X [i, j] maps to the memory location
in a column major layout and to
in a row major layout. For our analysis we assume row major layout. Similar results can be obtained for column major layout.
The distance between the memory locations that a given reference to an array refers to in two successive iterations is called the spatial reuse distance. The spatial reuse fraction is the conditional probability that a given array reference will refer the same cache line in the (i + 1)th iteration assuming that in the ith iteration the reference is made to any byte within the cache line at random.
For more general references, X [A ·Ī +c], with unit loop strides the spatial reuse distance can be obtained as
whereĀ n is the nth column of A. If the array X is of size M 1 × M 2 × · · · × M n and the stride of the innermost loop is n , then we de"ne the stride vector as
The kth element of the stride vector denotes the number of array elements a reference to X is advanced by in the next iteration if a kn is 1. Figure 5 refers to the memory locations (assuming array X of size M × N , and row major mapping of the array) So the spatial reuse distance between successive iterations is 2N + 1. In matrix notation, the spatial reuse distance can be expressed as
If the cache line contains 32 matrix elements, the spatial reuse fraction is only 34% for N = 10 and 0 for N ≥ 16:
Applying the transformation in Equation (2), reference
, as shown in Figure 5 and the resulting spatial reuse distance is 1. For the same cache line size, the spatial reuse fraction is 31/32 ≈ 97%.
Spatial locality transformation
To determine the spatial reuse transformation, we "rst determine all the references to the array elements in the loop nest and prioritize them. If pro"le-directed feedback is not available to prioritize the references, heuristics such as [19] can be used, which have been shown to provide branch predictions reasonably well for SPEC benchmarks.
For each reference matrix, A i , we want to determine a non-zero column vectort n so that
where γ is such that n |γ | < cache line size. To increase the likelihood of spatial reuse, we choose γ as small as possible.
We de"ne the spatial reuse condition for reference A i as
The spatial reuse fraction for A i is Spatial reuse fraction = cache line size − u n |γ | cache line size . Figure 6 shows the algorithm to determine the spatial transformation matrix. The algorithm "rst tries to determine the best transformation for the innermost loop and then successively goes to the outermost loop until there is no reference matrix available which satis"es the spatial reuse condition, or the spatial reuse fraction is zero for all the reference matrices. At each iteration, the algorithm determines the last column of the transformation matrix, T , which is then expanded to the full rank.
The values of the smallest |γ j | can be determined using the Euclidean algorithm to "nd the GCD. For example, let n = 5 and after applying the spatial reuse conditions we can express t 1 and t 2 in terms of t 3 , t 4 and t 5 . Assume that there are two references and that
and
Since γ 1 and γ 2 must be a multiple of 5 and 3 respectively, for the smallest values of γ 1 and γ 2 we must have
and 3t 3 + t 4 = 1.
From Equations (5) and (6), we can write
Since the GCD of the coef"cients at the left-hand side divides the constant in the right-hand side, there is a solution to Equation (7) 
Temporal locality
So far we have discussed a transformation that will increase the reuse of the same cache line in the next iterations. To increase the temporal locality, we look for a transformation that decreases the distance between the iterations that make reference to the same memory location. Thus this transformation has the effect of reducing the footprint of a loop nest in the data cache. Let us consider the program in Figure 7 . 
Expand last column of T −1 to n. Complement T −1 to full rank and "nd T . If T ·d i > 0 for alld i ∈ D then M = T · M else delete A i from S and continue with next iteration Compute spatial reuse fractions, f j for 1 ≤ j ≤ i Order A j in increasing order of p j = p j * f j for 1 ≤ j ≤ i Order entries in S in the priority order. T . Iterationsī 1 andī 2 refer to the same memory location when
The temporal reuse distance vectors between the two iterations,r =ī 1 −ī 2 , can be found by solving
that is, r = null space(A) +s = span{ā 1 ,ā 2 , . . . ,ā k } +s (9) where k = n − rank(A), {ā 1 ,ā 2 , . . . ,ā k } is the set of basis vectors of the null space of A ands = [s 1 s 2 . . .] T , a special solution of Equation (8) .
To increase the temporal reuse, the transformation matrix should be chosen in a way so that the higher dimensional elements of the vector T ·r are zero or very small. To reduce the number of reuse vectors, we choose the maximum of all the reuse distances in Equation (9) We can writē
So we havē r = span{ā 1 ,ā 2 , . . . ,ā k ,b 1 ,b 2 
Again to keep the number of reuse vectors small and still capture the maximum reuse distance, we choosē
Temporal reuse transformation
To improve the temporal data locality for a loop nest, we construct the transformation matrix T , by adding rowst i successively for 1 ≤ i ≤ n to it. The new rows should be determined following the three criteria:
1.t i is linearly independent of rows already in T .
2.t i ·d
Condition 1 guarantees that the transformation is nonsingular. Condition 2 guarantees that the transformation is a legal transformation and Condition 3 "nds the best transformation for temporal locality. However it is not possible to evaluate Condition 3, because we do not know the unit trip vectorū that results after the loop nest has been transformed, until the transformation matrix T is fully known. The best we can do is try to minimize |t i ·r|. So Condition 3 is modi"ed to 3 . Minimize |t ·r|.
The temporal locality transformation algorithm is shown in Figure 8 . At the qth iteration the algorithm attempts to add the qth row,t T , to the partially built transformation matrix T (q−1)×n , such that the new row is linearly independent with the existing rows of T and the new temporal reuse distance along the qth dimension,t T ·r j , is minimized. Since g j is the GCD of the elements ofr j , we havē
To guarantee thatt T is linearly independent with the existing rows of T , the matrix T can be transformed into the row echeleon form to determine the unit row vectors that span the set of vectors linearly independent 7 of the row vectors of T . If the rank of T is q − 1, and the unit row 7 Alternatively, the singular-value decomposition theorem [20] can be used which decomposes matrix T m×n as W V T , where W m×m and V n×n are orthogonal matrices and m×n is a diagonal matrix. However, this vectors that span the space that is orthogonally complement to T are {v q ,v q+1 , . . . ,v n }, thent can be written as
Using Equation (12) to replacet in Equation (11), we get
Equation (13) is a system of linear equations with (n −q +1) unknown variables y j and m equations. If it has one or more solutions, we can express
Using these values of y j in Equation (12), we can search for the minimum values (in the lexicographical order) of |x| within the valid transformation spacē
This can be accomplished by successively solving the set of linear inequalities
for unit vectorsē i , i = {n, n − 1, . . . , 1} by a FourierMotzkin elimination process and determining the minimum x j , 1 ≤ j ≤ m in the priority order for each set.
THREAD CREATION
The loop nest generated after applying the methods described in the previous sections on the original loop nest of a scienti"c computation reduces the number of cache misses during its execution. As described in Section 2, to further reduce the processor stall time due to the cache misses as well as other long-latency operations, we need to generate multiple threads from the modi"ed loop nests, so that all the threads can run concurrently on a multithreaded processor. The following two questions are relevant in generating multiple threads to run on the same processor which are discussed subsequently.
• If the architectural characteristics and program behaviour (such as average cache miss latencies, average cache miss rates for the given cache con"guration) are known at compile time, what should be the appropriate number of threads that should be generated? • What factors need to be considered in order to create the threads by partitioning the loop nests?
Determining an appropriate number of threads
The appropriate number of threads needed for optimal performance of a loop nest on a multithreaded processor depends on factors such as the rate at which thread method may not always work, because V may have elements which are real numbers but not rational numbers. If the rank of T is q − 1, it can be shown that the last (n − q + 1) column vectors of V , {v q ,v q+1 , . . . ,v n }, spans the null space of T . Since an element, y qvq + y q+1v(q+1) + · · · + y nvn , in the null space of the column vectors of T also belongs to the space orthogonally complement to the row vectors of T (hence linearly independent of the rows of T ),t can be written ast = y qvq + y q+1v(q+1) + · · · + y nvn . 
is too large, tile or generate threads (Subsection 5.2).
Deleted i s for whicht switch events (for example, cache misses, TLB misses in a cache-coherent shared memory system, send-receive or get-put events in a distributed memory machine) are generated and the average latency for such events to resolve, which in turn depends on the design of the memory subsystem, the multiprocessor architecture. If estimates for these parameters are known at compile time, the analysis presented in this section can be used to determine the appropriate number of threads to run on the processor.
The multithreaded processor can be seen as a two-server queueing system (see Figure 9) . The "rst server generates the event on which the thread switch takes place and the second server resolves the event. We will describe the queueing system for the case when thread switching takes place on L1 cache misses. The method can be easily generalized to other thread-switching events.
For thread switching on L1 cache misses, the "rst server should consist of the processor, the L1 cache and the threadswitching network and the second server should consist of the memory subsystem below the L1 cache. Only one thread can be in the "rst server (being executed by the processor or in the process of being thread switched), whereas multiple threads may be in the second server (for example multiple outstanding cache misses being serviced by the memory subsystem). At the end of being served at the "rst server (that is, when the running thread gets an L1 cache miss and has spent C cycles to switch thread), the thread must go to the second server to have its cache miss serviced. The "rst server can be seen to consist of two substations: the processor and the switching network. Processor utilization is the utilization of the "rst substation in the "rst server.
Let there be p threads in the system at all times which circulate around the two queueing facilities. Let the system be in state P i , when there are i threads in the "rst server (that is, the total number of threads ready to run on the processor plus the thread being run) and p − i threads in the second server. We assume that both servers have an exponential service time. If t is the average number of cycles between misses and C is the number of cycles to switch thread, then the average rate at which the processor services a thread can be written as
If the average L1 miss latency is T , then the average rate at which L2 misses are serviced can be written as Figure 10 shows the state-transition-rate diagram for the system [21] . From Figure 10 , we can easily write down the equilibrium equations as and for state i,
From (15), we have
From (18) and (16), we have
Similarly, using (19) , (18) and (17) recursively, we obtain the probability for state p − i as
Since the sum of the probabilities is 1, we have
that is,
η i where η = m/M. Utilization of the "rst server is given by
However, we are only interested in the utilization of the "rst substation in the "rst server (that is, we want to exclude the thread-switching time from the utilization). This can be obtained by multiplying U by
where C is the thread switch time (in number of processor cycles) and
Equation (21) can be used to determine the appropriate number of threads that should run on a processor. For example, if cache misses occur every 40 cycles (on average) and it takes 20 cycles on average to resolve a cache miss, then η = 0.5 and the processor utilizations are 67%, 85%, 93%, 97% and 98.5% respectively with one, two, three, four and "ve threads on the processor. So the system performance can improve by almost 50% when the number of concurrent threads on the processor increases from one to "ve. Modern processors often use various instrumentation to collect runtime performance data. If the instrumentation data on the processor records the frequency of cache misses, this information can be used by the operating system dispatcher algorithm to determine the optimum number of threads that should be scheduled on the processor for highest processor utilization.
Creating the threads
Loop transformation to increase the temporal locality depends on the solution of Equations (13) and (14) . If there is no solution to these equations during the processing of the qth loop in the loop nest or if the value of max j (|x j g j |)
is too large compared to the cache size of the system, then temporal locality cannot be exploited for the qth loop, because the entire cache is #ushed out before reference to the same memory location is repeated.
However performance loss due to cache misses because of the lack of temporal locality on the qth loop can be reduced by choosing one of the alternatives in the following order.
1. If the underlying architecture is a distributed memory machine and the loop nest being processed has not been distributed over the processors, then tile the loop and distribute the tiles over the processors. Since interprocessor communication is expensive in such systems, attempts should be made to try to keep the distance between communication steps long by maximizing |t i ·r| (in the priority order). 2. If alternative 1 is not applicable and alternative 2 has not been used earlier for the loop nest, then the qth loop should be partitioned to generate multiple threads. The threads can be generated by strip mining the loop with a step size equal to the number of threads. The threads thus created will have signi"cant data sharing. This alternative is second in priority among the four alternatives so that the synchronization among the threads is less frequent. 3. If alternatives 1 and 2 are not applicable, then to increase the temporal locality, the qth loop should be tiled with a tile size between the minimum reuse distance and the maximum reuse distance on the qth dimension. 4. Since the reuse vectors are prioritized according to their likelihood to be used in a data reference, the algorithm in Figure 8 can still proceed by discarding the last reuse vector and recomputing the qth step of the algorithm. Thus we lose the temporal reuse for the low-priority references, but increase the likelihood to perform temporal locality transformation involving higher priority references.
To increase the effectiveness of the caches further, during instruction scheduling by the compiler, such low-priority memory references should be made noncacheable, if the instruction set architecture of the processor includes explicit instructions for directing cache usage.
Alternative 2, when used, generates new threads. If during temporal locality transformation, alternative 2 is not used, then the following guideline can be used to select one of the outermost loops for partitioning and generating the threads.
If the data dependence matrix of the loop nest has a row all of whose elements are zero, then the corresponding loop should be partitioned to create the threads, because the loop carries no dependence and thus no synchronization code needs to be generated. If all the loop carries dependences, then synchronization primitives, such as enable thread and disable thread need to be generated for each thread to have correct data-#ow among the threads (see Figure 2) . To reduce the number of such primitives, the loop to be partitioned should be selected so that the maximum amount of computation can be performed between synchronizations. For the example in Figure 2 , if threads are created from the loop on j, synchronization is required after every (5 × 5N )/( p × t) iterations, where 5 is the minimum of the distance vectors along the j-axis; 5N is the loop range for j; p and t are the number of processors in the multicomputer and the number of threads per processor. Similarly, if threads are created from the loop on i, synchronization is required after every (1 × N )/( p × t) iterations. So the loop on j is chosen in Figure 2 to generate the threads. The selection of the loop for generating the threads can be generalized for more general types of array references.
EXPERIMENTAL RESULTS
The data locality optimization is applied to a few simple loop nests which can be transformed by hand. Although these loop nests are simple, they show little cache reuse for typical cache sizes and demand some of the highest memory bandwidth (that is, bytes per #oating point operations) that is needed for any scienti"c computation. Due to such high demands on the memory subsystem, these loop nests typically spend a signi"cant portion of their execution time just waiting for the data to arrive (even though prefetching can reduce the latency, it does not reduce the memory bandwidth required, instead prefetching often increases the memory bandwidth required). In this section, we present in detail the results from one such simple loop nest (the results are similar for others).
We have implemented a multithreaded cache simulator which traps all the data references made by a program at run time and can simulate multithreading on cache misses. To perform the experiment, four separate sets of cache misses and total execution times are collected: for the original program, for the transformed program, the original program with multiple threads and the transformed program with multiple threads. As shown in Tables 1 and 2 , the execution time is obtained for two different system parameters: (A) an average cache miss latency of 80 cycles and a thread switching time of 8 cycles and (B) an average cache miss latency of 20 cycles and a thread switching time of 4 cycles. The various system parameters used are, a cache associativity of 4, and four threads. In Table 1 , the line size is kept "xed at 128 bytes and the cache size is varied from 32 Kb to 256 Kb. In the second table the cache size is kept "xed at 128 Kb and the line size is varied from 32 bytes to 512 bytes. Tables 1 and 2 show that going from original loop nest to the transformed loop nest (both uni-threaded), the cache miss rates decrease almost threefold. This can reduce the total execution time and the stress on the memory hierarchy (which is very important to improve MP ef"ciency in a symmetric multiprocessor system) quite signi"cantly. When the original and the transformed loop nests are multithreaded, the transformation improves the misses about twofold. However, in this case most of the cache misses are hidden due to multithreading so the total execution time reduces drastically (the actual values primarily depend on the average L1 miss latency and the thread switch time, both of which vary signi"cantly from machine to machine). 
